

# Pre-encoded Multiplier based on Non-Redundant RADIX-4 Signed Digit Encoding

Nagendra Pushpalatha<sup>1</sup>, B. Lakshmi<sup>2</sup>

<sup>1</sup>M.Tech Student, Dept. of ECE, GDMM College of Engineering and Technology, Nandigama, A.P, India.

<sup>2</sup>Assistant Professor, Dept of ECE, GDMM College of Engineering and Technology, Nandigama, A.P, India.  
Mail id. nagendrapushpalatha@gmail.com

**Abstract.** Multiplier is a basic component for implementing computationally intensive applications. Multimedia and digital signal processing (DSP) applications (e.g., Fast Fourier transform (FFT), audio/video Codes) carry out a large number of multiplications with coefficients that do not change during the execution of the application. The research activities in the field of arithmetic optimization have shown that the design of arithmetic components combining operations which share data, can lead to significant performance improvements. Modified Booth (MB) encoding tackles the aforementioned limitations and reduces to half the number of partial products resulting to reduced area, critical delay and power consumption. However, a dedicated encoding circuit is required and the partial products generation is more complex. According to NR4SD except the most significant one that is MB encoded. In this paper, we introduce architecture of pre-encoded multipliers for Digital Signal Processing applications based on off line encoding of coefficients.

**Index Terms.** Signal processing, Carry save, FFT.

## INTRODUCTION

The size of ROM used to store the groups of coefficients is significantly reduced as well as the area and power consumption of the circuit. We introduce architecture of pre-encoded multipliers introduced for digital signal processing applications based on off-line encoding of coefficients., is proposed leading to a multiplier design with less complex partial products implementation. Extensive experimental analysis verifies that the proposed pre-encoded NR4SD multipliers, including the coefficients memory, are more area and power efficient along with the conventional Modified Booth scheme.

The size of ROM used to store the groups of coefficients is significantly reduced as well as the area and power consumption of the circuit. However, this multiplier design lacks flexibility since the partial products generation unit is designed specifically for a group of coefficients and cannot be reused for another group. Also, this method cannot be easily extended to large groups of predetermined coefficients attaining at the same time high efficiency.

In order to cover the dynamic range of the 2's complement form, all digits of the proposed representation are encoded according to NR4SD except the most significant one that is MB encoded. Using the proposed encoding formula, we pre-encode the standard coefficients and store them into a ROM in a condensed form (i.e., 2 bits per digit). Compared to the pre-encoded MB multiplier in which the encoded coefficients need 3 bits per digit, the

proposed NR4SD scheme reduces the memory size. Also, compared to the MB form, which uses five-digit values {-2, -1, 0, +1, +2}, the proposed NR4SD encoding uses four-digit values. Thus, the NR4SD-based pre-encoded multipliers include a less complex partial products generation circuit. We explore the efficiency of the aforementioned pre-encoded multipliers considering the size of the coefficients ROM.

## LITERATURE SURVEY

Modified Booth is a redundant radix-4 encoding technique. Considering the multiplication of the 2's complement numbers A, B, each one consisting of n = 2k bits, B can be represented in MB form as:

$$B = (b_{n-1} \dots b_0)_{2^s} = -b_{2k-1} 2^{2k-1} + \sum_{i=0}^{2k-2} b^i 2^i \\ = (b_{k-1}^{MB} \dots b_0^{MB})_{MB} = \sum_{j=0}^{k-1} b^{MB} 2^{2j}$$

Digits  $b^{MB} \in \{-2, -1, 0, +1, +2\}$ ,  $0 \leq j \leq k-1$ , are formed as follows:

$$b^{MB}_j = -2b_{2j+1} + b_{2j} + b_{2j-1}$$

Where  $b_{-1} = 0$ . Each MB digit is represented by the bits s, one and two. The bit s shows if the digit is negative ( $s = 1$ ) or positive ( $s = 0$ ). One shows if the absolute value of a digit equals 1 (one = 1) or not (one = 0). Two shows if the absolute value of a digit equals 2 (two = 1) or not (two = 0). Using these bits, we calculate the MB digits  $b^{MB}_j$  as follows:

$$b^{MB}_j = (-1)^{s_j} \cdot (\text{one}_j + 2\text{two}_j)$$

Equations (4) form the MB encoding signals.


$$S_j = b_{2j+1}, \text{one}_j = b_{2j-1} \wedge b_{2j};$$

$$\text{two}_j = (b_{2j+1} \wedge b_{2j}) \wedge (\sim \text{one}_j);$$

$b_{2j+1}$	$b_{2j}$	$b_{2j-1}$	$b_j^{MB}$	$s_j$	$one_j$
0	0	0	0	0	0
0	0	1	+1	0	1
0	1	0	+1	0	1
0	1	1	+2	0	0
1	0	0	-2	1	0
1	0	1	-1	1	1
1	1	0	-1	1	1
1	1	1	0	1	0

**Table 1:** Modified Booth Encoding


The architecture system design comprises the conventional MB multiplier and the ROM with coefficients in 2's complement form. Let us consider the multiplication A and B. The coefficient  $B = (b_{n-1} \dots b_0)_{2's}$  consists of  $n = 2k$  bits and is driven to the MB encoding blocks from a ROM where it is stored in 2's complement form. It is encoded according to the MB algorithm and multiplied by  $A = (a_{n-1} \dots a_0)_{2's}$ , which is in 2's complement representation. We note that the ROM data bus width equals the width of coefficient B (n bits) and that it outputs one coefficient on each clock cycle.



**Fig.1.** Architecture of modified booth multiplier design

**PROPOSED WORK**

The proposed Modified Booth is a redundant radix-4 encoding technique. Each MB digit is represented by the bits, one and two. The bits show if the digit is negative ( $s = 1$ ) or positive ( $s = 0$ ). One shows if the absolute value of a digit equals 1 ( $one = 1$ ) or not ( $one = 0$ ). Two shows if the absolute value of a digit equals 2 ( $two = 1$ ) or not ( $two = 0$ ).




**Fig.2.** Encoding of booth multiplier


The output of the PPG circuit is again given as an input for CSA (Carry Save Adder) Tree. The carry-save output of the CSA tree is finally summed using a fast CLA adder. The CSA tree and CLA adder were imported from Synopsys Design Ware library. The ROM for the 2's complement or pre-encoded coefficients is a synchronous ROM of 512 words often met at DSP systems, e.g., speech Coders or audio filtering. The width of each ROM depends on the multiplier architecture.

**RESULTS**

In this project, the proposed designed was developed. These all blocks are designed using Verilog HDL. The RTL description is synthesized and simulated in Xilinx ISE 14.5. The simulated wave forms are presented below



**Fig.3.** Top level schematic diagram



**Fig.4.** Wave form of multiplier

### SUMMARY AND CONCLUSION

A new design of multipliers is explored by off-line encoding the standard coefficients and storing them in system memory. The proposed multiplier designs are more area and power efficient compared to the conventional MB designs. Synthesis and Simulation analysis in Xilinx 14.5 software using Verilog Hardware Description Language verifies the gains of the proposed multipliers in terms of area complexity and power consumption compared to the conventional MB multiplier.

### REFERENCES

- [1] P. Ienne and R. Leupers, Customizable Embedded Processors: Design Technologies and Applications. San Francisco, CA, USA: Morgan Kaufmann, 2007.
- [2] P. M. Heysters, G. J. M. Smit, and E. Molenkamp, "A flexible and energy-efficient coarse-grained reconfigurable architecture for mobile systems," *J. Supercomput.*, vol. 26, no. 3, pp. 283–308, 2003.
- [3] B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in *Proc. 13th Int. Conf. FieldProgram. Logic Appl.*, vol. 2778. 2003, pp. 61–70.
- [4] M. D. Galanis, G. Theodoridis, S. Tragoudas, and C. E. Goutis, "A high-performance data path for synthesizing DSP kernels," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 25, no. 6, pp. 1154–1162, Jun. 2006.
- [5] K. Compton and S. Hauck, "Automatic design of reconfigurable domain specific flexible cores," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 5, pp. 493–503, May 2008.
- [6] S. Xydis, G. Economakos, and K. Pekmetzi, "Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths," *Integr.*, *VLSI J.*, vol. 42, no. 4, pp. 486–503, Sep. 2009.
- [7] S. Xydis, G. Economakos, D. Soudris, and K. Pekmetzi, "High performance and area efficient flexible DSP datapath synthesis," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 3, pp. 429–442, Mar. 2011.
- [8] G. Ansaloni, P. Bonzini, and L. Pozzi, "EGRA: A coarse grained reconfigurable architectural template," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 6, pp. 1062–1074, Jun. 2011.
- [9] M. Stojilovic, D. Novo, L. Saranovac, P. Brisk, and P. Ienne, "Selective flexibility: Creating domain-specific reconfigurable arrays," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 32, no. 5, pp. 681–694, May 2013.
- [10] R. Kastner, A. Kaplan, S. O. Memik, and E. Bozorgzadeh, "Instruction generation for hybrid reconfigurable systems," *ACM Trans. Design Autom. Electron. Syst.*, vol. 7, no. 4, pp. 605–627, Oct. 2002.
- [11] <http://www.synopsys.com>, accessed 2013.